



GB04/3245



INVESTOR IN PEOPLE

The Patent Office
Concept House
Cardiff Road
Newport
South Wales
NP10 8QQ

REC'D 20 AUG 2004

WIPO

PCT

**PRIORITY
DOCUMENT**
SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH RULE 17.1(a) OR (b)

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

Dated 13 August 2004

BEST AVAILABLE COPY

Patents Act 1977
(Rule 16)

24 JUL 2003

Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)



25JUL03 EB25163-1 000001
POL/7700 0000-0317349.9

The Patent Office

Cardiff Road
Newport
South Wales
NP10 8QQ

1. Your reference JGP/7780 GB

2. Patent application number
(The Patent Office will fill in this part)

0317349.9

3. Full name, address and postcode of the or of each applicant (underline all surnames)

University College Cardiff Consultants Limited
PO Box 497
56 Park Place
CARDIFF
CF10 3XR
ADP - 00798603009

Patents ADP number (If you know it)

If the applicant is a corporate body, give the country/state of its incorporation

4. Title of the invention High Frequency Circuit Analyser

5. Name of your agent (If you have one)

Abel & Imray

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)

20 Red Lion Street
London
WC1R 4PQ
United Kingdom

Patents ADP number (If you know it)

174001

6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (If you know it) the or each application number

Country

Priority application number
(If you know it)

Date of filing
(day / month / year)

7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application

Number of earlier application

Date of filing
(day / month / year)

8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer 'Yes' if:

Yes

- a) any applicant named in part 3 is not an inventor, or
 - b) there is an inventor who is not named as an applicant, or
 - c) any named applicant is a corporate body.
- See note (d))

Patents Form 1/77

9. Enter the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document

Continuation sheets of this form	0
Description	54
Claim(s)	8
Abstract	0
Drawing(s)	5

10. If you are also filing any of the following, state how many against each item.

Priority documents	
Translations of priority documents	
Statement of inventorship and right to grant of a patent (<i>Patents Form 7/77</i>)	
Request for preliminary examination and search (<i>Patents Form 9/77</i>)	1
Request for substantive examination (<i>Patents Form 10/77</i>)	
Any other documents (<i>please specify</i>)	

11. I/We request the grant of a patent on the basis of this application.

Signature

Abel & Imray

Date

24 July 2003

12. Name and daytime telephone number of person to contact in the United Kingdom

J.G. Pearson 01225 469914

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 08459 500505.*
- Write your answers in capital letters using black ink or you may type them.*
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.*
- If you have answered 'Yes' Patents Form 7/77 will need to be filed.*
- Once you have filled in the form you must remember to sign and date it.*
- For details of the fee and ways to pay please contact the Patent Office.*

High Frequency Circuit Analyser

The present invention relates to analysing the behaviour of a high frequency device, in particular, a device for use in a high power (large signal) high frequency amplifier, such as an amplifier for use in a mobile telephone network or other telecommunications-related base-station. The invention also relates to a method of improving the performance of circuits including such a device.

When analysing the behaviour of a high frequency electronic device it is often desired to assess the behaviour of the device under the sort of conditions that the device might be subjected to during normal operation. For example, the impedance to which the device is attached during its normal/final operation may determine to a high degree the performance, for example the efficiency and/or linearity, of the device. Such considerations are for example of particular relevance when designing high frequency large signal amplifier circuits for use in for example a mobile telecommunications base station. It is therefore desirable to be able to analyse the device when subjected to a virtual load/virtual impedance at the input and/or output of the device. One means of applying such a virtual impedance is to apply an active load pull, wherein a signal with a given magnitude and phase relative to an input signal inputted into the device under test is

injected into a port (for example the input or output) of the device under test.

A known load pull system is based on a feed-forward architecture, an example of which being illustrated in Fig. 1 of the accompanying drawings. Figure 1 shows a Device Under Test (DUT) 106 connected to a load pull circuit 101 consisting of a power splitter 102, a phase shifter 103, a variable attenuator 104, and an amplifier 105. Signals a_{SOURCE} received at the input side of the power splitter 102 are split into two signals, one of which a'_{IN} being fed via the phase shifter 103, variable attenuator 104, and amplifier 105 to one port of the DUT 106, resulting in the signal a_{OUT} (see the arrow a_{OUT} pointing from right to left in Figure 1 in accordance with standard convention), and the other a_{IN} being fed directly to the other port of the DUT 106, producing the signal b_{OUT} (see the arrow b_{OUT} pointing from left to right in Figure 1 in accordance with standard convention). The reflection coefficient Γ_L , which determines the impedance seen by the DUT 106 is equal to the ratio of the travelling waves a_{OUT} and b_{OUT} , such that $\Gamma_L = a_{OUT}/b_{OUT}$. The reflection coefficient Γ_L is set by changing the magnitude and phase of the signal a_{OUT} .

In the case of the feedforward load-pull circuit 101, the signal a'_{IN} entering the active load pull and the signal a_{OUT} leaving it are isolated when a quasi-unilateral device, for example an amplifier is used as DUT 106, keeping these two signals separated. If the input and output of the

circuit are sufficiently isolated from each other then the circuit can not form a feedback loop in which a signal circles within the loop, getting amplified with each pass through the loop, leading to an uncontrolled power build-up. Thus, by ensuring that the signal a_{OUT} is isolated from the signal a'_{IN} a stable operation of the active load pull circuit 101 may be obtained. However, the system of Figure 1 suffers from a disadvantage in that the setting of the reflection coefficient Γ_L at the fundamental and the harmonic frequency is an iterative process. Since the signal a_{OUT} produced by the load pull circuit is dependent on the signal a'_{IN} and is independent of b_{OUT} , any change in the performance of the DUT 106, resulting in a different signal b_{out} , for example power saturation, will introduce a change in the reflection coefficients Γ generated by the load pull circuit 101. This makes the setting of the reflection coefficient Γ dependent on the unknown behaviour of the DUT 106, which requires continual resetting of the settings of the phase shifter 103 and variable attenuator 104 (by for example trial and error or by means of a random search) in order to keep a constant reflection coefficient at each power level. The need to adjust the settings of the phase shifter 103 and variable attenuator 104 makes the feed-forward architecture unsuitable for automation.

It has been proposed to use feedback load pull circuits, but whilst the proposed circuits might not suffer from the above-mentioned disadvantage of the feed-forward

architecture, problems associated with unstable operation of such feedback load pull circuits have prevented such proposals from being of any real use. Such instabilities result from the input and output of the feedback circuit being unified, thus having effectively no isolation between them. It has been proposed to insert filters into the feedback load-pull circuit, thereby separating the input from the output of the circuit at most frequencies.

However, at the operational frequency of the filter there is still no effective isolation between the input and output of the load-pull, which may result in uncontrollable power build-up, which may then lead to signal oscillations rendering any measurements of the response of the DUT of little use.

The present invention thus seeks to provide an improved analyser and method for analysing the behaviour of an electronic device to a high frequency input signal, and an improved method of designing and manufacturing a high frequency device.

According to a first aspect of the invention there is provided an analyser for measuring at frequencies within a frequency range the response of an electronic device to a high frequency input signal, the analyser including:

an active load pull circuit connectable in use to a device to be analysed, the active load pull circuit including

a feedback circuit arranged to receive an output signal from the device to be analysed, to modify the signal

and to feed the modified signal back to the device to be analysed, wherein

the feedback circuit is arranged to limit the magnitude gain of the feedback circuit at all frequencies within the frequency range.

The output signal from the device to be analysed may be received from a port of the device (for example an input port or an output port). During use of the analyser a high frequency signal may be applied to such a port of the device. Active load pull circuits may be used to great advantage when attempting to improve the design of a device or of a circuit in which the device is to be used. In order to enable such improvements to be made it is useful to be able to make measurements when the device is

operating under conditions when the reflection coefficient is close to 1. The reflection coefficient is equal to the ratio of the output signal at a certain frequency generated by the output from the DUT (or the wave passing from the DUT) to the reflected signal at the same frequency (or to

the wave passing towards the DUT). Since the signal generated at the port of the DUT is a wave, often consisting of a number of frequencies the reflection coefficient will generally be different at different frequencies. By means of the present invention it is

possible to make measurements when the reflection coefficient is very close to 1, without the system becoming unstable. Without the ability to limit the magnitude gain of the feedback circuit at all frequencies within the

frequency range, the analyser (when connected to a DUT) might at certain frequencies within the frequency range form positive feedback loops (where the power gain of the circuit at that frequency might be greater than 1) potentially leading to system "lock-ups" and/or system instabilities. The function of the feedback circuit of limiting the magnitude gain may thus be considered as effectively controlling the gain of the active load pull circuit by altering (for example reducing) the bandwidth of the circuit (i.e. by limiting the magnitude gain to zero or close to zero at frequencies outside the frequency range) and/or controlling its in-band performance (at frequencies within the frequency range).

In arriving at the present invention, it was recognized that the problems relating to the instability of the active load pull feed back circuits were due to the unexpectedly great variation in gain over a relatively narrow band of frequencies. Previously, it has been proposed to use band filters (such as YIG filters) in feedback load pull circuits. The use of such filters mitigates to a limited extent the system instabilities that the present invention seeks to reduce or avoid. Such band filters typically had bandwidths of the order of 10% . Thus, frequencies across the bandwidth of the filter are able to create positive feedback loops. Over this bandwidth, the amplifier employed within the active load pull circuit may have relatively large variations in phase and magnitude, resulting in a largely varying power gain of

the feed back loop over the 10% bandwidth. Thus, such a circuit is generally prone to generating positive feedback loops and consequently load pull oscillations. This problem becomes increasingly apparent when such a circuit is used to analyse the behaviour of a device when the reflection coefficient Γ_L at a given frequency within the bandwidth of the YIG filter is close to 1 (which is often necessary for the adequate characterisation of high power devices at 10W or greater). In such cases, because the reflection coefficient $\Gamma_L (=a_{out}/b_{out}) \approx 1$, the load-pull generates a signal a_{out} that is just less than the signal b_{out} generated by the DUT at a first frequency at which the reflection coefficient is set at just below 1. Thus, the load-pull exhibits a signal gain close to 1 at the frequency of primary interest. However, the gain of the feedback load-pull circuit at other frequencies close to the first frequency will also be close to one, due to the bandwidth of the filter. It is likely that at a frequency close to the first frequency the gain of the amplifier, or change in its phase response, will be such that the reflection coefficient is larger than 1, which could resulting in oscillations at this other frequency.

Thus whilst such use of band filters may mitigate the effects of system instabilities at low reflection coefficients (for example, significantly less than 1), such a solution has limited application, because there are often system instabilities when making measurements when the reflection coefficient is close to 1. It had not before

the making of the present invention been appreciated that a problem with such systems laid in the large variation in gain over a relatively small bandwidth, making a control of the load-pull gain necessary inside as well as outside the
5 bandwidth of operation (or the bandwidth of the band filter).

Furthermore, the device itself might be such that its behaviour oscillates at the first frequency, even though the reflection coefficient is less than 1, thus leading to
10 power build-ups and potentially to damage to (and possibly destruction of) the device and/or the analyser. Such power build-ups at a frequency exactly equal to the first frequency cannot be avoided by the provision of a filter, because such a filter would have to allow signals at the
15 first frequency to pass (in order for the signals from the device at the frequency of interest - at the first frequency - to be generated and monitored). However, by limiting the in-band magnitude gain, for example by introducing a control of the magnitude and/or phase of the
20 feedback circuit gain, the aforementioned problem can be avoided.

The present invention may also be of advantage in that it enables the provision of an analyser including an active load pull circuit, where components of the active load pull
25 circuit need not have constant gain, even over a relatively narrow band width, because the gain within the frequency range of interest is effectively controlled. Thus the components used in the active load pull circuit do not need

to have ideal or close to ideal characteristics for the analyser to perform adequately. Indeed the components used may be substantially cheaper in cost than might otherwise be required and thus costs may be reduced without greatly affecting overall performance.

Thus the invention provides an analyser by which the analysis of high frequency high power electronic devices may be made more reliable and/or may be effected in a more cost-effective manner than hitherto possible.

10 The active load pull circuit may consist of the feedback circuit and no other components. However, the active load pull circuit may alternatively include other components that do not contribute significantly to the feedback effect of the feedback circuit.

15 The analyser may be so arranged that the magnitude gain of the feedback circuit at one or more frequencies within the frequency range is able to be adjusted.

The analyser may be so arranged that the phase change effected by the feedback circuit at one or more frequencies within the frequency range is able to be adjusted.

20 The feedback circuit may be arranged to restrict the phase change effected by the feedback circuit at all frequencies within the frequency range. For example, the feedback circuit may be arranged to restrict the phase change effected by the feedback circuit to minimise the risk of positive feedback in the feedback circuit and/or circuit oscillations. For example, phase changes that bring about such undesirable results generally relate to

integer multiples of 180 degrees, for example 0 degrees or 360 degrees.

According to a related aspect of the invention there is provided an analyser for measuring at frequencies within a frequency range the response of an electronic device to a high frequency input signal, the analyser including: an active load pull circuit connectable in use to a device to be analysed, the active load pull circuit including a feedback circuit arranged (i) to receive an output signal from the device to be analysed, (ii) to modify the signal and (iii) to feed the modified signal back to the device to be analysed, wherein the feedback circuit is arranged to control the magnitude and/or phase of the gain of the feedback circuit at all frequencies within the frequency range. It will be appreciated that any of the features described herein in relation to other aspects of the invention may be incorporated into this aspect of the invention.

The ability to control the magnitude and phase of the feedback at frequencies in a certain bandwidth (the frequency range) by means of the analyser (and active load pull circuit) is a particularly advantageous feature of the present invention. The feature enables an active load pull circuit to be utilised in relation to signals at frequencies and powers equal to those used in a real telecommunications system, where signals usually consist of closely spaced frequencies, which could not be separated by filters (such as the YIG filters within the active load

pull circuits proposed in the prior art).

The analyser is advantageously able to set a value of the impedance at each of a plurality of frequencies and/or bandwidths. This may be achieved by means of the feedback circuit being able in use to apply a preset load to the device to be analysed. The analyser may be arranged to be able to control the impedance at each of a plurality of frequencies/bandwidths. There may during use for example be a plurality of load-pull circuits attached to the

device. The analyser may be able to make measurements at frequencies outside the frequency range. The analyser is preferably able to measure over a plurality of discrete ranges of frequencies the response of an electronic device to a high frequency input signal. The active load pull

circuit, or the analyser, may include a separate feedback circuit associated with each of the plurality of discrete ranges of frequencies. The or each feedback circuit is preferably arranged to limit the magnitude gain of the feedback circuit at all frequencies within the frequency

range with which the feedback circuit is associated. The frequency range, or at least one of the discrete ranges of frequencies, may cover the frequency of the input signal.

The frequency range, or at least one of the discrete ranges of frequencies, may for example be substantially centred on

the frequency of the input signal applied in use to the device to be analysed. The discrete ranges of frequencies may each cover a frequency that is a cardinal multiple of the input signal. The discrete ranges of frequencies may

each be substantially centred on a frequency that is a cardinal multiple of the input signal. It will be understood that the frequencies corresponding to the cardinal multiples of the input signal will include

5 harmonics of the fundamental frequency of the input signal.

When the analyser is arranged to measure over a plurality of discrete ranges of frequencies, it may be considered that the frequency range includes a plurality of discrete bands of frequencies. Such discrete bands may be
10 considered as sub-ranges of the frequency range.

The feedback circuit may also be arranged to modify signals outside the frequency range. For example, the feedback circuit may be arranged to limit the magnitude gain of the feedback circuit at certain frequencies outside
15 the frequency range. Also, the feedback circuit may be arranged to restrict the phase changes effected by the feedback circuit at certain frequencies outside the frequency range. Such modifications outside of the frequency range need not necessarily be controllable.

20 The feedback circuit may be so arranged that it acts as a band filter having a bandwidth covering frequencies within the range. The feedback circuit may be so arranged that it acts as a band filter having a bandwidth of greater than 10 MHz. The feedback circuit may, for example,

25 include a high pass filter. The feedback circuit may, for example, include a low pass filter. The feedback circuit may, for example, include a band filter. Where there are more than one feedback circuits each feedback circuit may

include any the features described herein with reference to "the feedback circuit".

The analyser may include a high frequency band filter circuit arranged to filter signals in or from the feedback circuit before they are fed back to the device, the band filter circuit having a bandwidth covering frequencies within the range. The feedback circuit may act as or comprise a narrow band filter circuit. Said narrow band filter circuit may for example simply be in the form of a narrow band filter, for example forming a part of the feedback circuit. The gain of the feedback circuit may be such that between first and second frequencies differing by 1% there is a variation in the gain of the feedback circuit of greater than 5%. Said narrow band filter circuit may have a bandwidth of less than 0.1% of the frequency on which the bandwidth is centred. The cut-off frequencies of the bandwidth may both be between the first and second frequencies mentioned immediately above. Said narrow band filter circuit may have a bandwidth such that the maximum variation in the gain of the circuit including the feedback circuit and said narrow band filter circuit in respect of frequencies within the bandwidth of said narrow band filter circuit is less than 20%.

The signal(s) applied to the device, in use, preferably include a signal having a fundamental frequency greater than 500MHz. The analyser is advantageously suitable for analysing high frequency devices when subjected to high frequency signals, for example signals

having a fundamental frequency between 500MHz and 50 GHz or more. Of course, the analyser may also be able to operate in respect of signals having frequencies outside this range.

5 The analyser is advantageously suitable for analysing high power devices when subjected to high power signals, for example signals exceeding 1 Watt and is especially advantageous at power levels exceeding 10 Watts. The device may be a high power transistor. The device may for
10 example be a device suitable for use in a high power amplifying circuit in a telecommunications base station.

As mentioned above, the feedback circuit may act as a band filter for example having a bandwidth of greater than 10 MHz (for example by means of the feedback circuit
15 comprising an appropriate filter such as a band filter). The feedback circuit need not comprise a band filter. In such cases (where the feedback circuit performs a filtering function, but does not include a conventional band filter), it will be understood that the circuit may be considered as
20 comprising a narrow band filter circuit. The feedback circuit may be so arranged that it acts as a band filter having a bandwidth of greater than 20 MHz. Increasing the effective bandwidth may increase the amount of information that can be ascertained regarding a device to be analysed
25 by the analyser. Having a narrow band filter, say having a bandwidth less than 10Mhz (at frequencies of the order of GHz), may reduce problems associated with positive feedback and circuit oscillations, but this is at the expense of the

information that can be ascertained regarding the device to be analysed with the analyser. The filtering may, if over too narrow a bandwidth, cut out frequencies of interest.

Despite these disadvantages, there may in certain

5 circumstances (for example in cases where it is desired to reduce noise in the measurements) be advantage in having a very narrow bandwidth. The bandwidth of said narrow band filter circuit is preferably adjustable to bandwidths of less than 1 MHz. For example, if the frequency on which
10 the bandwidth is centred is 1.8 GHz, the bandwidth may be of the order of 500kHz and may even be of the order of 200 KHz. Having such a narrow band filter may be of use in cases where the gain of the feedback circuit varies greatly with frequency. For example, the gain of the feedback
15 circuit may vary by 10% over a 15 MHz bandwidth. The gain is therefore not constant over the relatively narrow bandwidth, but is well within acceptable limits. The analyser may be so arranged that the maximum variation of the gain of the feedback circuit, during normal operating
20 conditions, is less than 1% and more preferably less than 0.1%. The bandwidth of the narrow band filter circuit may for example be less than 0.05% of the frequency on which the bandwidth is centred and may for example be of the order of 0.01% of the frequency on which the bandwidth is
25 centred. The bandwidth of the band filter circuit is preferably variable, for example, between 0.05% to 10% of the frequency on which the bandwidth is centred.

Advantageously, the frequency response of the feedback

circuit is able to be controlled and preferably able to be preselected. The narrow band filter circuit mentioned above could form any part of the active load pull circuit, and does not necessarily form a part of the feedback

5 circuit. The signal from the device to be analysed may for example, pass through the narrow band filter circuit before or after being modified by the feedback circuit.

The feedback circuit may include a heterodyne filter ring circuit. The heterodyne filter ring circuit
10 preferably includes a first mixer, a second mixer, and a signal modifying unit, preferably with variable bandwidth.

The heterodyne filter ring circuit is advantageously so arranged that in use it receives an input at the first mixer together with a signal having a preselected
15 frequency, and the output from the first mixer is sent via the signal modifying unit to the second mixer, where it is combined with a signal having a frequency equal to the preselected frequency to produce the output signal of the heterodyne filter ring circuit. The signal modifying unit
20 may be arranged to receive an input signal from the first mixer and to send an output signal to the second mixer.

The signal modifying unit may comprise a signal processor.

The signal modifying unit could include a digital signal processor that is arranged to receive an analogue input
25 signal from the first mixer via an analogue-to-digital converter and to send an output signal to the second mixer via a digital-to-analogue converter.

Preferably, the signals having a preselected frequency

received by the first and second mixers are produced by a single signal generator. The signal having a preselected frequency is advantageously produced by a variable signal oscillator. The signal modifying unit may be in the form of, or act as, a band-pass filter, preferably with a variable bandwidth. The heterodyne filter ring circuit may thus be able effectively to down-convert an input signal to a lower frequency, to filter the signal at that lower frequency and to up-convert the filtered signal to a higher frequency, the bandwidth of the heterodyne ring filter circuit being substantially equal to the bandwidth of the filtering at the lower frequency. It will be appreciated that the mixer(s) may be in the form of any suitable component that, when fed with two signals at different frequencies, outputs a signal including a component at a frequency equal to the difference between the frequencies of the input signals (preferably without any substantial non-linear behaviour at the output frequency under normal operating conditions).

The feedback circuit preferably includes a signal processor able in use to modify the signal from the device to be analysed by a preselectable amount. The signal processor may be in the form of, or form a part of, a signal modifying unit. For example, the signal processor may be in the form of a signal modifying unit of the heterodyne filter circuit mentioned above. The signal modifying unit may be an analogue signal modifying unit. The signal modifying unit may be a digital signal modifying

unit. In the case, where the signal modifying unit (or
signal processor) is arranged to receive and/or to output a
digital signal, there is advantageously provided a
converter (either or both an analogue-to-digital converter
5 and a digital-to-analogue converter, as appropriate).

Preferably, the signal processor is adjustable, so
that the modification of the signal from the device is able
to be altered. The signal processor is advantageously
programmable, for example so that the modification of the
10 signal from the device is able to be preprogrammed.

The signal processor may be in the form of a variable
amplitude modifying circuit. The signal processor may be
in the form of a variable phase modifying circuit able in
use to modify the phase of a signal from the device to be
15 analysed by a preselectable amount. Preferably, the signal
processor is able to modify both the phase and magnitude of
signals.

In an embodiment described below of the invention, the
signal modifying unit includes a digital signal processor
20 that is arranged to receive an analogue input signal from
the first mixer via an analogue-to-digital converter and to
send an output signal to the second mixer via a digital to
analogue converter. In such a case it is preferred that
the digital signal processor is in the form of a computer
25 or is operated under the control of a computer. In that
embodiment the analyser includes a narrow band filter, and
the analogue-to-digital converter is an 8 bit sampler and
samples the incoming analogue signal at a rate of at least

four times the frequency on which the bandwidth of the narrow band filter is centred. The digital signal processor, and possibly the analogue-to-digital converter and/or the digital to analogue converter, is/are
5 advantageously so arranged that, in use, the analogue signal outputted by the digital to analogue converter is filtered to exclude components of the signal received at the analogue-to-digital converter outside a given
10 bandwidth, thereby performing the function of a band filter.

The signal processor, especially when in the form of a digital signal processor, may be arranged to compensate for non-ideal behaviour of components of the analyser and, in particular, of the active load pull circuit. For example,
15 when a heterodyne filter ring circuit is provided, the (optionally digital) signal processor may be arranged to compensate for non-linear behaviour of the mixers. Such a use of the digital signal processor may provide a less expensive solution to problems associated with mixers, or
20 other components, having unacceptable non-linear behaviour, rather than simply replacing the components with better quality, and more expensive components. The (optionally digital) signal processor may also be arranged to compensate for problems associated with signal leakages,
25 for example of the signal generator(s) used to provide the signals having a preselected frequency. Signal leakages could alternatively or additionally be reduced by providing a further filter arranged to block such signal leakage.

The signal processor is advantageously arranged to provide both in-band and out-of-band signal modification. For example, the signal processor may be arranged to filter out signals outside a given band of frequencies and to
5 control the magnitude and/or phase of signals within said band so as to reduce the likelihood of positive feedback (with the aim of avoiding signal oscillations within the load-pull circuit).

The feedback circuit advantageously includes a
10 variable amplitude modifying circuit able in use to modify the amplitude of a signal from the device to be analysed by a preselectable amount. The variable amplitude modifying circuit may for example include a variable amplifier. The variable amplitude modifying circuit may include a variable
15 amplifier and a fixed amplifier. The amplitude modifying circuit may be able in use to modify the amplitude of a signal from the device to be analysed by an amount dependent on the frequency of the signal, or components thereof.

20 The feedback circuit advantageously includes a variable phase modifying circuit able in use to modify the phase of a signal from the device to be analysed by a preselectable amount. A signal modulator may, for example, form at least a part of the phase modifying circuit. The
25 variable phase modifying circuit may be able in use to modify the phase of a signal from the device to be analysed by an amount dependent on the frequency of the signal, or components thereof.

The (optionally digital) signal processor (for example of the heterodyne ring filter circuit) described above may form at least a part of a variable amplitude modifying circuit and/or form at least a part of a variable phase modifying circuit. Advantageously, the (optionally digital) signal processor is able, in use to act as a filter circuit, an amplitude modifying circuit and a phase modifying circuit. The function of the amplitude and phase modifying circuits may be provided by the digital signal processor by means of it processing the IQ values of the signal.

The signal processor may be arranged to process respective signals representative of the I and Q values of a signal. The feedback circuit may include an IQ modulator and an IQ demodulator. For example, the signal processor mentioned above may receive signals from an IQ demodulator and send signals to an IQ modulator. The signal processor could, for example, by processing the IQ signals perform the function of both an amplitude and a phase modifying circuit. The IQ modulator and/or demodulator may be arranged to be under the control of a computer. The IQ demodulator may be arranged to receive an input signal having at a given frequency an amplitude and a phase and to produce two output signals, one relating to the I-value and the other relating to the Q-value, the I and Q values being representative of the point on a rectangular plot corresponding to the amplitude and phase. The IQ modulator may be arranged to receive two input signals, one relating

to an I-value and the other relating to a Q-value, the I and Q values being representative of the point on a rectangular plot corresponding to an amplitude and a phase and to produce an output signal at the given frequency,

5 having the amplitude and phase corresponding to the I and Q values. The IQ modulator and demodulator may modulate and demodulate signals having a plurality of frequency components. The IQ modulator and IQ demodulator may each comprise one or more signal mixers.

10 The feedback circuit may comprise a component, comprising for example a mixer or an IQ demodulator, that converts a high frequency input signal into a signal that is able to be processed by the signal processor. In such a case, the feedback circuit may comprise a component,
15 comprising for example a mixer or an IQ modulator, that converts the signal processed by the signal processor back into a high frequency output signal. The feedback circuit may for example be arranged to downconvert high frequency input signals to a lower frequency, modify the signals, and
20 then upconvert the modified signals to high frequency output signals.

The analyser preferably includes a signal generator arranged to send an input signal to the device to be analysed. The signal generator is preferably able to
25 produce high frequency signals of, for example, at least 1GHz. The signal generator is preferably able to produce high frequency signals of, for example, up to 50 GHz. The frequency of the or each component of the signal produced

by the signal generator is advantageously able to be preselected.

The analyser preferably includes a signal measuring device for measuring loads arising in response to the signals applied to the device to be analysed. The signal measuring device may, for example, be in the form of a vector network analyser or a microwave transition analyser.

The analyser advantageously includes a computer for controlling and/or automating processes. The computer is preferably programmed to be able in use to set substantially all of the parameters able to be preselected by the electronic components of the analyser. Preferably a single computer is provided to perform the running of the analyser and the logging of data resulting from measurements made during the running of the analyser.

Above, reference is made to a heterodyne filter ring circuit including first and second mixers, and a digital signal processor that may act as a band filter circuit. Such a filter ring circuit may have applications other than in relation to performing the function of modifying signals in accordance with the present invention. The present invention thus provides a filter circuit comprising a first mixer and a signal modifying unit, wherein the filter circuit is so arranged that, in use, the circuit receives a first input signal at the first mixer together with a second signal produced by a part of the filter circuit, the first mixer combines the first and second signals to produce a third signal having a component at a difference

frequency, the difference frequency being equal to the difference between the frequencies of the first and second signals, and the third signal is modified by the signal modifying unit substantially to remove any components of the third signal at frequencies outside a band of frequencies that includes the difference frequency.

Advantageously, the resulting modified signal outputted by the signal modifying unit is then received at a second mixer, where it is combined with a fourth signal produced by a part of the filter circuit to produce a filtered output signal retaining characteristics of the input signal. Advantageously, the filter circuit is arranged to receive and output high frequency signals, in which case the first, second and fourth signals may be high frequency signals. Preferably the frequency of the second signal is substantially equal to the frequency of the fourth signal.

Preferably, the magnitude difference between the second signal and the fourth signal is substantially constant, and may for example be zero (or at least negligible).

Preferably, the phase of the second signal is substantially equal to the phase of the fourth signal. The second and fourth signals are conveniently produced by the same part of the filter circuit, which may for example be in the form of a variable signal generator. The third signal advantageously retains information from which the phase and magnitude of the first signal can be ascertained. The characteristics retained in the output signal of the circuit may for example relate to the phase and/or the

magnitude of the input signal. Advantageously, the circuit may be used to receive a signal having a component at a given frequency, having a given phase and magnitude, and to output a signal substantially consisting of that component and having the same phase and magnitude. Advantageously, the filter circuit may be used as a very narrow band high frequency filter circuit where the pass-band has a width less than 0.1% (and more preferably less than 0.05%) of the frequency on which the band is centred, which frequency is preferably greater than 500MHz. Advantageously, the filter bandwidth may be variable to adjust to the receiving first signal.

The present invention also provides an active load pull circuit suitable for use as the active load pull circuit of the analyser of the present invention as described herein. The active load pull circuit may for example include a feedback circuit arranged to receive an output signal from the device to be analysed, to modify the signal and to feed the modified signal back to the device to be analysed, wherein the feedback circuit is arranged to limit the magnitude gain of the feedback circuit at all frequencies within the frequency range. The active load pull circuit may also include any of the features of the active load pull circuit of the analyser of the present invention as described herein.

The present invention also provides a method of measuring the response of an electronic device to a high frequency input signal, the method including the steps of:

providing an electronic device to be analysed,
applying a high frequency signal to the device, and
modifying an output signal from the device and then
feeding the modified signal back to the device, thereby
5 forming a feedback loop, and

measuring, at a plurality of frequencies within a
frequency range, the response of the device to the signal
applied to the device,

wherein the magnitude gain of the feedback loop is
10 limited at frequencies within the frequency range.

The method may include a step of preselecting the way
in which the output signal from the device is modified.
For example, the method may include a step of programming a
control unit, microprocessor or the like. The modification
15 of the output signal from the device may be performed such
that the signal is modified in a different way at different
frequencies. The modification of the output signal may
involve modifying the phase and/or the magnitude of the
signal. The phase change effected by the feedback loop may
20 be restricted at certain frequencies within the frequency
range. The method may include a step of preselecting the
magnitude of gain applied to the output signal from the
device. The method may include a step of preselecting a
phase change applied to the output signal from the device.

25 The measuring of the response of the device to the
signal applied to the device may be performed at a
multiplicity of frequencies across a single range of
frequencies. The measuring of the response of the device

to the signal applied to the device may be performed at a plurality of different frequencies across a plurality of ranges of frequencies. The measuring of the response of the device to the signal applied to the device may be performed in respect of a plurality of frequencies within any of a plurality of discrete frequency ranges. The ranges of frequencies may each correspond to fundamental frequency of the signal applied to the device and its harmonics. The or each discrete frequency range may be centred on a frequency that is a cardinal multiple of the frequency of the fundamental frequency of the signal applied to the device. The load pull method may, if the number is 2 or more, thus be in the form of a harmonic load pull method. The magnitude gain of the feedback loop may be limited at frequencies within a plurality of discrete frequency ranges.

The step of modifying the output signal from the device may include filtering out signals having frequencies outside a band of frequencies covering frequencies within the frequency range. The step of modifying the output signal from the device may include filtering out all signals having frequencies within a plurality of discrete sub-ranges of frequencies. The sub-ranges of frequencies may cover frequencies between the upper and lower frequencies defining the frequency range.

The method is advantageously able to be performed such that the gain of the feedback loop at frequencies within the frequency range is limited to be less than 1. The

method may be performed in such a way that the gain within the frequency range varies from below 0.5 to above 0.8.

The method may be performed in such a way that the gain at the frequencies of interest is between 0.5 and 1, possibly
5 between 0.8 and 1.

The fundamental frequency of the signal applied to the device is preferably over 1 GHz. The fundamental frequency may be between 500 MHz and 50 GHz.

The method is advantageously repeated and performed in
10 respect of a multiplicity of different modifications of the output signal from the device. The method may for example be repeated and performed in respect of a multiplicity of different input signals applied to the device. The different input signals applied to the device may be at
15 different frequencies and/or under different load conditions. The method may for example be performed to simulate different loads on the device. The method may be performed to simulate different impedances applied to the device. A load or impedance may be simulated by means of
20 the difference between the signal applied to the device and the corresponding signal response from the device. Of course, at least one port of the device will be subjected to an active load pull.

The modifications made to the signal on each separate
25 performance of the method may effectively consist of a systematic trace of signals through the IQ plane. The modifications made may include a multiplicity of different modifications of the I value at each of a multiplicity of

different modifications of the Q value. For example, the modifications made may include at least ten different modifications of the I value at each of at least ten different modifications of the Q value.

5 The input signal is preferably a high power input signal of, for example, at least 1 Watt and more preferably greater than 10 Watts. The method is advantageously repeated and performed in respect of a multiplicity of different input signals applied to the device. The
10 different input signals may for example be a multiplicity of separate input signals at different powers. The input signals may for example be a multiplicity of separate input signals at different frequencies. For each input signal, the method is preferably repeated and performed in respect
15 of a multiplicity of different modifications of the output signal from the device being analysed. For example, for each input signal, the multiplicity of different modifications made to the signal fed back to the device may effectively consist of a systematic trace of signals
20 through the IQ plane (for example, as described above).

 The step of modifying the output signal may be performed by a circuit including a heterodyne filter ring circuit. The heterodyne filter ring circuit may be in the form of the heterodyne filter ring circuit according to any
25 of the aspects of the analyser of the present invention as described herein. For example, the heterodyne filter ring circuit may include a first mixer, a second mixer, and a signal modifying unit. The method may be such that the

first mixer receives an input signal at a first frequency together with a signal having a second frequency, the second frequency being preselected to be close to the first frequency, the output from the first mixer being sent to
5 the signal modifying unit, the signal modifying unit extracting a signal having a frequency equal to the difference in the frequency of the first and second frequencies, and outputting a signal derived from the extracted signal to the second mixer, where it is combined
10 with a signal having a frequency equal to the second frequency to produce the output signal of the heterodyne filter ring circuit. The signal modifying unit may be in the form of the signal modifying unit according to any of the aspects of the analyser of the present invention as
15 described herein. It is especially preferred, for example, that the signal modifying unit includes a signal processor that advantageously processes signals representative of IQ values or the like. The second frequency may be preselected to be substantially equal to the first
20 frequency, so that the signal extracted by the signal modifying unit is a DC signal. In such a case, the method may be so performed that information regarding the magnitude of the signal received at the first mixer can be ascertained from the magnitude of the DC signal and the
25 phase of the signal received at the first mixer relative to the phase of the output signal from the second mixer can be controlled by changing the relative phase of the signal having the fourth frequency with respect to the phase of

the signal applied to the device. Other features of the heterodyne ring circuit described herein with reference to the analyser of the present invention may, where appropriate, be incorporated into the aspects of the method of the invention as described above. For example, the signal modifying unit of the filter circuit may be in the form of a band-pass filter and/or may include a signal processor, for example a digital signal processor.

A signal processor is advantageously used in the method, for example, in the step of modifying the output signal from the device. The signal processor may perform a band filtering function. The signal processor may perform one or more of the following steps : modifying the frequency of the signal, modifying the magnitude of the signal, modifying the phase of the signal, modifying the I-value of the signal and the Q-value of the signal. The signal processor may also compensate for non-ideal behaviour of one or more other components used in the method.

The present invention also provides according to a related aspect of the invention (which may be incorporated into the step of modifying an output signal as described above) a method of filtering and/or modifying an input signal having a first frequency, which is preferably greater than 500MHz, the method including the steps of combining the input signal with a signal at a second frequency to produce a third signal having a component at a difference frequency, the difference frequency being equal

to the difference between the first and second frequencies,
and modifying the third signal substantially to remove any
components of the third signal at frequencies outside a
band of frequencies that includes the difference frequency,
5 wherein the band has a width, which can be less than 0.1%
(and preferably less than 0.05%) of the first frequency.
Preferably the method also includes a step of combining the
third signal as modified with a signal having a fourth
frequency, the fourth frequency preferably being
10 substantially equal to the second frequency. Such a method
may be incorporated into any aspect of the method of the
present invention.

The method preferably includes one or more calibration
steps. One such calibration step may be performed to
15 calibrate the loads generated by the feedback loop in
relation to the amount of modification made to the signal
fed back to the output of the device. During such a
calibration step the load generated by the feedback loop,
in relation to a given modification made to the signal fed
20 back to the output of the device, is advantageously
measured and recorded. A multiplicity of different
modifications are advantageously made during the
calibration, measurements of the loads generated being
recorded in respect of each such signal modification.
25 During subsequent performance of the method, it is then
advantageously possible, during the step of modifying the
signal, for an appropriate modification to be made in order
to produce a predetermined load at the output of the

device. A user or a controlling computer may thus be able to select a desired load (to be applied by the active load pull), which is then applied by means of the automatic selection of the appropriate signal modification in view of the calibration data. For example, the method may be such that the calibration data relates to loads produced by a multiplicity of signal modifications representable by a matrix of points in the IQ plane, a computer is instructed to apply a desired load by means of the active load pull, and the computer ascertains the I and Q values that would produce the desired load (by interpolation or extrapolation if necessary).

The invention also provides a calibration method comprising repeating the following steps for a multiplicity of different loads:

applying a high frequency signal at the input of the feedback loop or feedback circuit, and

modifying the applied high frequency signal and feeding the modified signal back to the input to synthesise a load,

measuring, at a plurality of frequencies within a frequency range, the modified signal at the input,

calculating the load represented by the feedback loop or feedback circuit in response to the particular

modification made to the applied signal, and storing electronically the results of the measurements against the modifications to the signal. The calibration method may be performed so that predetermined loads are applied at the

output of the device by selecting an appropriate modification during the step of modifying the signal in accordance with the electronically stored measurements.

The method is advantageously performed at least partly
5 under the control of a computer.

The method may be performed with an analyser according to the present invention as described herein. The analyser or active load pull circuit of the present invention as described herein is preferably so arranged as to be able to
10 perform any or all aspects of the method of the present invention as described herein.

The present invention further provides a method of improving the design of a high frequency high power device or a circuit including a high frequency high power device,
15 the method including the steps of analysing the behaviour of the device either by using the analyser according to the present invention or by performing the method according to the present invention, and then modifying the design of the device or modifying the circuit including the device in
20 consideration of the results of the analysing of the behaviour of the device. The present invention yet further provides a method of manufacturing a high frequency high power device or a circuit including a high frequency high power device, the method including the steps of improving
25 the design of a similar existing device or of an existing circuit including such a device by performing the method described immediately above and then manufacturing the device or the circuit including the device in accordance

with the improved design.

Reference is made herein to limiting the magnitude gain of the feedback circuit at all frequencies within the frequency range. It will be appreciated that the limiting of the gain need only be actively applied at frequencies at which the gain is likely to give rise to positive feedback or oscillations. Thus, where a signal processor or other component or device is used actively to limit the magnitude gain, such a component or device need only actively limit the magnitude gain at certain frequencies within the frequency range, the limiting of the magnitude gain of the feedback circuit at other frequencies within the frequency range being provided as a natural consequence of the arrangement of the feedback circuit in relation to the other devices (such as the DUT, for example) and/or components to which it is attached.

It will be understood that any features of the above described aspects of the invention may be incorporated into other aspects of the present invention. For example, features described with reference to the analyser of the invention may be incorporated with suitable changes into aspects of the method of the present invention.

Embodiments of the invention will now be described, by way of example only, with reference to the accompanying schematic drawings of which,

Fig. 1 shows a circuit diagram of a prior art active load pull circuit;

Fig. 2a shows a schematic circuit diagram of an active load pull circuit according to a first embodiment;

Fig. 2b shows a schematic circuit diagram of an active load pull circuit according to a second embodiment;

Fig. 3 shows a narrow band filter suitable for use in the circuit shown schematically in Fig. 2a;

Fig. 4 shows a modulator suitable for use in the circuit shown schematically in Fig. 2a;

Fig. 5 is a graph of the gain of the circuit of Fig. 1, without a narrow band filter, against frequency;

Fig. 6 shows a combined narrow band filter and modulator for use in a third embodiment of the invention;

Fig. 7 shows a modulator for use in a fourth embodiment of the invention;

Fig. 8 shows points in an IQ plane at which measurements are made during calibration; and

Figs. 9a and 9b show results of s-parameter measurements made at the points shown in Fig. 8.

Figure 2a shows a schematic circuit diagram in accordance with a first embodiment of the invention, the diagram showing a feedback active load pull circuit 1

connected to a DUT 6 (Device Under Test). The DUT may for example be a high power transistor, such as a "LDMOS" (laterally diffused metal-oxide silicon) device. The circuit 1 consists of an amplifier, a signal circulator 7, and means for manipulating signals inside a frequency band and outside a frequency, the means being represented schematically by a band filter 8, and a signal modifier 9.

The signal modifier 9 allows the phase and magnitude of signals to be altered and allows the active load pull applied by the circuit 1 to the DUT 6 to be controlled. In use signals b_{OUT} enter the feedback circuit 1 from the DUT 6, are then fed from the signal circulator 7 to the filter 8, then to the signal modifier 9, and then to the amplifier 5, the amplified signals then passing back via the signal circulator 7 to the DUT 6 as signals a_{OUT} . The signal a_{OUT} produced by the load pull circuit 1 is dependent on the signal b_{OUT} produced by the DUT 6, and therefore changes in the signal b_{OUT} cause corresponding changes in the signal a_{OUT} (provided that the characteristics of the components of the load pull circuit do not change significantly; for example the saturation of the amplifier remains substantially constant). Thus, in use, the reflection coefficient Γ_L (the ratio a_{OUT}/b_{OUT}) is effectively locked once it has been set, and does not vary significantly with changes in the loading or biasing of the DUT 6.

The filtering and manipulation of the signals performed by the feedback circuit 1 (represented schematically by filter 8 and modifier 9) ensures a stable

operation of the feedback load pull system. The measurements made with the load pull system are all concerned with signals within known frequency ranges, for example, frequencies at or around the fundamental or a given harmonic frequency. Frequencies outside these ranges, and which are therefore of no interest, may be filtered out (the filtering being represented by band filter 8, but it will of course be appreciated that other means could perform such a filtering step). Without filtering, signals at other frequencies might cause system instabilities. For example, because the isolation between the signal b_{OUT} entering the load pull circuit 1 and the signal a_{OUT} leaving the circuit is provided only by the reflection coefficient of the DUT 6, there is a possibility of oscillations occurring at a frequency within the bandwidth of the load pull components as soon as the gain of the loop is larger than one (i.e. leading to the formation of a positive feedback loop at one or more frequencies). Whilst, such positive feedback loops can be avoided at the harmonic frequency by setting the characteristics of the variable components of the active load pull circuit, feedback loops could still occur at other frequencies because of the great variance in gain of the circuit with a modest change in frequency. Signals within the frequency ranges of interest are not filtered out by the filter 8, but are prevented from causing positive feedback by means of signal modifying unit 9 performing in-band signal manipulation (for example, by

attenuating the signal at given frequencies within the range).

A graph illustrating (in respect of a circuit excluding the band filter 8 and modifier 9, but otherwise being identical to that of Figure 2a) how gain varies with frequency can be seen in Figure 5. At a frequency of 1.8GHz a variation in frequency of only 15MHz can cause about 0.8dB (almost 20%) change in gain. Thus if the load pull circuit operates in a condition close to positive feedback at the frequency of interest, there would, without the band filter 8 and signal modifying unit 9, exist positive feedback loops at other frequencies, which coupled together with inherent "noise" in the system would quickly render the system unstable. At a frequency of 1.8GHz a variation in frequency of 200 KHz (i.e. a 0.01% bandwidth) still produces a 0.05dB (about 1%) change in gain. Whilst the effective gain of the amplifier 5 need not be constant across the bandwidth of the feedback circuit 1, if the filter 8 were to be used alone to avoid a positive feedback situation, the bandwidth would have to be so narrow that measurements of the response of the DUT 6 would have to be very significantly limited.

The frequency on which the bandwidth of the filter 8 is centred is able to be pre-selected thus enabling the load pull circuit 1 to be used at a variety of different frequencies. The ability to so tune the filter 8 also allows the amplifier to have a bandwidth significantly wider than the bandwidth of the filter.

Figure 2b shows a schematic circuit diagram in accordance with a second embodiment of the invention, the circuit being in accordance with the schematic diagram of the first embodiment (Figure 2a). The circuit includes a feedback active load pull circuit 1 connected to a DUT 6. The circuit 1 consists of an amplifier 5, a signal circulator 7, and signal modifying means 9 for manipulating signals inside a frequency band and outside a frequency band. The signal modifying means 9 includes an IQ demodulator 36 which receives signals from the signal circulator 7. The signals from the IQ demodulator 36 are received by a digital signal processing unit 37 (which may be in the form of a PC, or specially configured digital signal processor). The processed signals from the digital signal processing unit 37 are received by an IQ modulator 38. In use, the signal b_{out} , generated by the DUT 6, is fed via the signal circulator 7, to the IQ demodulator 36. The IQ demodulator generates the signal I' and Q' , which represent the magnitude and phase of the signal b_{out} in rectangular co-ordinates. The I' -value represents the x-value and the Q' -value represents the y-value of the signal b_{out} on a rectangular xy-plot. The IQ demodulator downconverts, by means of a combination with a signal from a local oscillator source 39, the I' and Q' signals to a frequency, which is sufficiently low to be able to be processed by the digital signal processing unit 37, which digitises and then modifies the I' and Q' signals. The I' and Q' signals are modified to ensure that no positive

feedback loop is caused at a frequency within a given range. The modified I and Q values are then fed to the IQ modulator 38, which generates a signal with a magnitude and phase represented by the I and Q signals. The signal

5 generated by the IQ modulator 38 has the same frequency as the signal b_{out} (the IQ modulator 38 upconverts the magnitude and phase information contained within the I and Q signals to the higher frequency, by means of a combination with a signal from a local oscillator source
10 39). The signal outputted by the IQ modulator 38 is then fed through the amplifier 5 into the DUT output. The digital signal processing unit 37 effectively filters the signals. The change in the input and output IQ values of the input and output signals I' and I and Q' and Q
15 generates a difference between the b_{out} and a_{out} waves, thereby facilitating the control of the reflection coefficient $\Gamma = a_{out}/b_{out}$.

Converting the magnitude and phase information contained within the signal b_{out} to a lower frequency, and
20 producing I' and Q' signals, has the advantage that this information can be digitised and then manipulated by the re-programmable digital circuitry 37. The digital circuitry 37 can vary the effective bandwidth of the filtering of the I' and Q' signals performed by the
25 feedback circuit 1. The bandwidth may be varied in dependence on the frequency content of the signal b_{out} . Also the offset between I' and I as well as Q' and Q can be varied readily, thus controlling the frequency response of

the load pull within the bandwidth of the filtering. As a result, the frequency response of the load-pull circuit may be controlled both outside and inside the bandwidth of the signal a_{out} and b_{out} .

5 The band filter 8 shown schematically in Figure 2a may alternatively be in the form of a heterodyne filter circuit, shown in more detail in Figure 3. The signals entering the band filter 8 are represented by arrow 13a and the signals leaving the band filter 8 are represented by
10 arrow 13b. The filter 8 comprises a tuneable local oscillator (LO) 11 that in use provides signals to two mixers 10a and 10b, interposed between which there is a conventional band-pass filter 12. The conventional band filter, which is in the form of a surface acoustic wave
15 filter (SAW filter), has a range of between 169.9 MHz and 170.1 MHz (i.e. a bandwidth of 200 kHz). In use the local oscillator is set to produce two identical sine-wave signals (in phase with each other), represented by arrows
20 16, at a frequency close to the first harmonic frequency generated by DUT 6 such that the two frequencies are separated by 170MHz. For example, if the fundamental frequency of the harmonic signal generated by the DUT is at 1.8 GHz the Local oscillator is set to oscillate at 1.63 GHz. The first mixer 10a sums the two signals and outputs
25 a signal including a component having a frequency equal to the difference in frequencies of the two signals inputted at the mixer 10a, which in this case is 170Mhz. Thus the incoming signal (arrow 13a) from the DUT 6 is effectively

down-converted to a lower frequency signal, which is represented by arrow 14. The down-converted signals then pass through the conventional band-pass filter 12 and then (arrow 15) into the second mixer 10b, into which the other of the two signals (arrow 16) from the local oscillator 11 is also passed. The mixer 10b thus outputs a signal (arrow 13b) essentially consisting of a component having a frequency equal to the signal originally passed into the filter all signals having frequencies close to that frequency but more than 200KHz apart having been filtered out. Thus the filter circuit 8 effectively acts as a very narrow band filter centred on a frequency of 1.8 GHz and having a bandwidth of 200KHz. It will be appreciated that the pass filter 8 is tuneable by means of the Local Oscillator 11.

Of course it will be appreciated that if the load pull measurements are to be made over a frequency range having a 10% bandwidth, a filter circuit such as that shown in Figure 3 may not be appropriate as such a circuit might filter out signals having frequencies outside the bandwidth of the filter circuit 8, but still being of interest. In such cases, the bandwidth of the filter circuit can be widened and the signal modulation capability of the signal modifying unit 9 used to modify signals within the frequency band, thereby effectively actively flattening the frequency response of the load pull circuit over the bandwidth.

The signal modifier 9 shown schematically in Figure 2a may be in the form of an IQ modulator simply controlled by a computer as shown in Fig. 4. In this embodiment, the signal modifier 9 comprises a programmed computer 17 and an IQ modulator 18. The IQ modulator 18 receives signals 19 from the band filter 8 (not shown in Fig. 4). The phase and magnitude of the signals entering the IQ modulator are changed in accordance with I and Q values set by the computer 17, the resulting output signal 20 being passed to the amplifier 5 (not shown in Fig. 4). The computer 17 can sweep through many I and Q values in sequence to provide results spanning an I-Q plane. Signals from the computer 17 are converted into DC signals by a digital to analogue converter (not shown) before entering the DC controllable I and Q inputs of the IQ modulator 18. Again, the computer 17 is able to perform in-band modification of the signals and the filter circuit 8 (not shown in Fig. 4) performs out-band filtering of the signals.

Before, analysing the characteristics of a DUT, it is first necessary to calibrate the active load pull circuit 1. During calibration, the computer 17 causes the IQ modulator 18 to step through I and Q values and, at each point in the IQ plane, the load generated by the load pull circuit 1 is measured at measurement reference plane A (see Figure 2a) with a VNA (vector network analyser), such as for example a Hewlett-Packard HP_8753 VNA. The VNA also produces an input signal which is fed into the active load pull circuit 1. (The VNA effectively replaces the DUT 6 as

shown in Fig. 2a.) Measurements are made in respect of IQ points across a matrix of 121 x 121 points as shown in Fig.

8. According to this present embodiment, the points at which measurements are made reach only a magnitude of up to

5 0.4 of the input signal. However, it will be appreciated that the magnitude of the signal outputted by the amplifier

5 may have a magnitude in excess of 0.4 depending on the gain of the amplifier 5. The calibration process takes

about 10 minutes to perform. From the loads measured at

10 the points in the I-Q plane, two contour plots are

generated in the (s-parameter) s_{21} load plane, one plot

having contours representing constant I values (the Q-values changing as along the length of each contour), the

other plot having contours representing constant Q values

15 (the I-values changing as along the length of each

contour). It is thus possible to generate any desired

load/impedance, within the boundaries of the contour plots

produced, by setting I and Q values appropriately. Any

loads/ impedances, which were not generated by the load

20 pull during the calibration process, may be reproduced by

interpolating between the points available on the contour

plots. Example, contour plots produced by such a

calibration step are shown in Figs. 9a and 9b.

During subsequent analysis of a DUT, measurements are

25 made at reference plane B, by means of a Microwave

Transition Analyser (MTA) connected to a directional

coupler interposed between the active load pull circuit 1

and the DUT 6. The introduction of a coupler alters the

previously calibrated network, where measurements were made in respect of reference plane A. Thus, as a further step in the calibration procedure, a 3 point calibration is conducted to enable the loads at reference plane B (the output port of the DUT 6) to be mapped to corresponding values at reference plane A to enable the loads set by the active load pull circuit 1 to relate to loads at reference plane B. The load pull circuit 1 is attached via a directional coupler (not shown) to a pre-calibrated measurement system in the form of a microwave transition analyser (MTA) (not shown) which is able to measure signals derived from a_{out} and b_{out} . Then 3 "known" loads are applied by the load pull circuit, for example, by setting the I and Q values to $[0.2, 0]$, $[0, 0]$ and $[-0.2, 0]$. From the difference between the loads measured by the measurement system, at reference plane B, and the known loads previously measured at plane A by the VNA during the previous calibration procedure, the s-parameters of the network between planes A and B can be extracted. Thus, the loads set by the load pull circuit can be set at values relating to the loads at plane B (at the DUT output port) as opposed to plane A.

The calibration and control of the active load pull circuit is automated by means of a suitably programmed computer. The software used in the present embodiment provides the ability to set voltage ranges (in the IQ plane) and the amount of points at which the calibration process is performed. After the calibration step has been

performed the programmed computer is able to apply a load equivalent to any reflection coefficient within the Smith chart, once provided with details of a desired magnitude and phase by the user. The programmed computer can also be
5 instructed to perform a reference plane calibration, if a shift of the reference plane is necessary (enabling the user to specify desired reflection coefficients in respect of the new reference plane B).

In use, the fully calibrated analyser including the
10 active load pull circuit 1, MTA and directional coupler is connected to a DUT 6, the coupler being interposed between the DUT and the load pull circuit. A signal generator then produces an input signal a at a pre-selected frequency which is applied to the input port of DUT 6. The load pull
15 circuit 1 then applies different pre-selected load pulls and measurements of the response of the DUT 6 are made with the MTA. The whole process is governed by a single suitably programmed computer.

The programmed computer also facilitates the
20 automation of more complex load pull measurements. For example, measurements may be made at a multiplicity of different input signals a_{IN} (received by the DUT 6). The computer sets an input signal and then causes the load applied by the active load pull to be set at a pre-selected
25 value. The computer then receives input data relating to the measurement made at the particular input signal and the active load pull applied. Thereafter the load applied by the active load pull is changed from one value to the next

in a sequence that spans the region of interest in the IQ plane and at each load a further measurement is made. For example, measurements may be made over a range of magnitudes from 0 to 1 at a resolution of 0.2 and at a
5 phase resolution of 5 degrees (a total of 360 points in the IQ plane arranged as five concentric load circles). After measurements have been made in respect of a sufficient number of points in the IQ plane, the input signal is then changed and the process repeated. Since the feedback load
10 pull tracks the output signal generated by the DUT no corrections are necessary in order to keep the load constant for varying power levels. Measurements may for example be made in respect of a multiplicity (20, for example) of different power levels of input signals
15 spanning a range of 0 to 30dBm in steps of 0.1dBm (i.e. 1mW to 1W). Changing from one set of parameters to another and performing the load measurements can be completed with the aid of the computer within a relatively short period of time (in a fraction of a second). Thus a sufficient number
20 (for example 7,200) of load pull measurements to characterise a DUT can, with the present embodiment, be conducted within a period of time of the order of minutes.

Such results can then be utilised to improve the design of power amplifiers, for example, power amplifiers for use in
25 telecommunication base stations.

Measurements carried out to determine the accuracy of the load pull system have given a maximum magnitude error of 0.006 and a maximum phase error of 0.5°.

Thus the first embodiment provides an active load pull measurement system for characterising an electronic device (to enable the improvement of the device and circuits in which the device is to be used), wherein a lower quality amplifier may be used without prejudicing the overall performance of the system. Costs may thereby be reduced.

According to a third embodiment of the invention, the function of the band filter 8 and signal modifier 9 (shown in Fig. 2a illustrating the first embodiment) are provided by means of a digital signal processing circuit 21, shown in Figure 6. The circuit 21 comprises a tuneable local oscillator (LO) 22 that in use provides signals to two mixers 23a and 23b, interposed between which there are an eight-bit analogue-to-digital converter (ADC) 24, a digital signal processor 25, and an eight-bit digital to analogue converter 26. (The bit-resolution of the ADC and the DAC can of course be increased if greater accuracy is required.) The signals entering the circuit represented by arrow 27 and the signals leaving the circuit 21 are

represented by arrow 28. In use the local oscillator is set (by under the control of the DSP 25) to produce two identical sine-wave signals (in phase with each other), represented by arrows 29, at a frequency very close to the first harmonic frequency generated by DUT 6 in a manner similar to that of the narrow band filter 8 described with reference to Fig. 3. The first mixer 23a sums the two signals and outputs a signal including a component having a frequency equal to the difference in frequencies of the two

signals inputted at the mixer 23a, which in this case is 1Mhz. Thus the incoming signal (arrow 27) from the DUT 6 is effectively down-converted to a lower frequency signal, which is represented by arrow 30. The down-converted
5 signals then passes to the ADC, whereupon the signal is converted to a digital signal. The sampling rate is set to be at least four times the frequency of the incoming signal. In the present embodiment the sampling rate of the ADC is 40MHz, whilst the frequency of the signal being
10 sampled is 1MHz. The DSP then processes the signal and outputs a digital signal that is then converted into an analogue signal by the DAC 26. The resulting output signal 31 is then passed to the second mixer 23b and is recombined with the other of the two signals (arrow 29) from the local
15 oscillator 22 at the second mixer 23b. The output signal 31 from the DAC 26 contains substantially no signal components at frequencies other than the frequency of interest.

It will be appreciated that the DSP can be arranged to
20 process the signals received to improve the performance of the load pull circuit 1. The DSP both performs a filtering function and an in-band signal manipulation function. The DSP is thereby able to reduce the chance of positive feedback loops existing in the load pull circuit. Also,
25 components of the circuit 1 may have non-ideal behaviour and the DSP could be programmed to compensate for such non-idealities. For example, the mixers may have behaviour that whilst non-linear is readily characterised. Once

characterised (during a suitable calibration procedure) compensations may be made by the DSP in respect of that non-linear behaviour.

According to a fourth embodiment of the invention shown in Figure 7, the signal modifier 9 of the first embodiment is replaced with a simple signal modulator circuit 32 comprising a variable phase shifter 33 and a variable amplifier 34, both of which are controlled by a suitably arranged computer.

According to a fifth embodiment, which utilises the apparatus and circuits provided in accordance with the third embodiment, the LO is caused to oscillate at the same frequency as the frequency of interest. The output of the first mixer 23a therefore comprises a DC component representative of the magnitude of the component of the input signal (arrow 27) at the frequency of interest. Control of the relative magnitude and phase of the load applied by the active load pull is controllable by modifying the phase of the LO relative the phase of the signal inputted into the DUT 6 and generated by the single generator (not shown) and by modifying the magnitude of the DC signal sent to the second mixer 23b. It will be appreciated that the same technique could be used in relation to the first and fourth embodiments.

It will be readily apparent to the skilled person that various modifications may be made to the above-described embodiment without departing from the spirit of the invention. For example, if desired, the DSP 25 described

above with reference to the second embodiment may also be arranged, under the control of a suitably programmed computer (not shown in Fig. 3), to process the incoming signal 30 to modify its magnitude and phase, thereby removing the requirement for a separate modulator.

The bandwidth of the very narrow band filter circuit formed by means of the circuit shown in Figure 3 may be narrower than 200 KHz, which at an input signal of 2 GHz represents a bandwidth of 0.01%. It is envisaged that it would be possible to reduce the bandwidth to as low a figure as is required. The minimum bandwidth that it is proposed would be implemented in accordance with the above-described embodiments is the lower of 200kHz or 0.01% of the frequency on which the narrow band is centred.

It will be understood that, in relation to the embodiment illustrated by Figure 3, the filtering characteristics of the band filter circuit 8 are determined by the choice of conventional filter 12 and the relative frequency difference between the input signal and the frequency of the signal produced by the LO 11. Once a conventional band pass filter 12 has been chosen (having the desired bandwidth), the frequency on which the band filter 8 is centred can be set by pre-selecting, an appropriate frequency signal to be produced by the LO 11. For example, if the conventional filter has a 100 KHz bandwidth centred at 1 MHz and the desire is to centre the bandwidth of the very narrow band filter at 1.8 GHz, the LO 11 would be set to oscillate at 1.799 GHz or 1.801 GHz.

Also, features of one embodiment may, where appropriate, be readily incorporated in another embodiment.

For example, the filter 8 and the signal modifier 9 of the schematic circuit of first embodiment may be formed by the
5 DSP circuit 21 of the third embodiment and the modulator 32 of the fourth embodiment, respectively.

Other improvements to the above-described embodiments may be made. For example, with reference to the circuit shown in Figure 3, depending on the quality of the mixers
10 used, there may be some unwanted signal leakage back into the DUT from the active load pull circuit. Such leakage may for example originate from the Local Oscillator. If so, and if the Local Oscillator is set to oscillate at a frequency different from that of the frequency of interest
15 such signal leakages can be mitigated by means of a further filtering circuit, for example a high pass filter or low pass filter with a cut-off frequency between the LO signal frequency and the output frequency of the load pull circuit. LO leakage may alternatively be compensated for,
20 in the second embodiment, by means of the DSP.

Since the signal generated by the output port of the DUT is a wave, often consisting of a number of frequencies, the output port effectively sees a separate, generally different, reflection coefficient at each frequency. The
25 load pull systems shown in the Figures manipulate a reflection coefficient at a single frequency or a single continuous frequency band. The value of the impedance, i.e. load, at each frequency and/or bandwidth may be

controlled by attaching for each frequency/bandwidth a separate load pull circuit to the device. Such a multi-tone analyser may be provided, for example, consisting of a plurality of active load pull circuits having band filters centred on different frequencies (for example, at different harmonic frequencies). Each active load pull circuit could for example be in the form of the circuit 1 of Fig. 2b, the circuit being connected to the DUT via a signal junction or a signal splitter. Alternatively, one such load pull circuit (as shown in Fig. 2b) could include a signal splitter arranged to receive signals from the signal circulator 7, the split signals being fed via respective separate portions of the circuit, each portion including a filter, a modulator and an amplifier.

In the embodiments described above, the load pull circuit has been shown as being connected to the output only of the DUT. There could therefore be provided an analyser, for example, consisting of at least two active load pull circuits, one load pull circuit being provided at the input to the DUT and the other being provided at the output.

10

Claims:

1. An analyser for measuring at frequencies within a frequency range the response of an electronic device to a high frequency input signal, the analyser including:
 - an active load pull circuit connectable in use to a device to be analysed, the active load pull circuit including
 - a feedback circuit arranged (i) to receive an output signal from the device to be analysed, (ii) to modify the signal and (iii) to feed the modified signal back to the device to be analysed, wherein the feedback circuit is arranged to limit the magnitude gain of the feedback circuit at all frequencies within the frequency range.
2. An analyser according to claim 1, wherein the analyser is so arranged that the magnitude gain of the feedback circuit at one or more frequencies within the frequency range is able to be adjusted.
3. An analyser according to claim 1 or claim 2, wherein the analyser is so arranged that the phase change effected by the feedback circuit at one or more frequencies within the frequency range is able to be adjusted.
4. An analyser according to any preceding claim, wherein the feedback circuit is arranged to restrict the phase

change effected by the feedback circuit at all frequencies within the frequency range.

5. An analyser according to any preceding claim, wherein
5 the feedback circuit is so arranged that it acts as a band filter having a bandwidth covering frequencies within the range.

6. An analyser according to any preceding claim, wherein
10 the analyser includes a high frequency band filter circuit arranged to filter signals in or from the feedback circuit before they are fed back to the device, the band filter circuit having a bandwidth covering frequencies within the range.

15

7. An analyser according to claim 5 or claim 6, wherein the feedback circuit is so arranged that it acts as a band filter having a bandwidth of greater than 10 MHz.

20 8. An analyser according to any preceding claim, wherein the feedback circuit includes a heterodyne filter ring circuit.

9. An analyser according to claim 8, wherein the
25 heterodyne filter ring circuit includes a first mixer, a second mixer, and a signal modifying unit, the heterodyne filter ring circuit being so arranged that in use it receives an input at the first mixer together with a signal

having a preselected frequency, and the output from the first mixer is sent via the signal modifying unit to the second mixer, where it is combined with a signal having a frequency equal to the preselected frequency to produce the output signal of the heterodyne filter ring circuit.

5

10. An analyser according to any preceding claim, wherein the feedback circuit includes a signal processor able in use to modify the signal from the device to be analysed by a preselectable amount.

10

11. An analyser according to claim 10, wherein the signal processor is arranged to process respective signals representative of the I and Q values of a signal.

15

12. An analyser according to any preceding claim, wherein the analyser includes a signal generator arranged to send an input signal to the device to be analysed.

20

13. An analyser according to any preceding claim, wherein the analyser includes a signal measuring device for measuring loads arising in response to the signals applied to the device to be analysed.

25

14. An active load pull circuit for use in an analyser for measuring at frequencies within a frequency range the response of an electronic device to a high frequency input signal, the active load pull circuit being connectable in

use to a device to be analysed and including a feedback circuit arranged to receive an output signal from the device to be analysed; to modify the signal and to feed the modified signal back to the device to be analysed, wherein
5 the feedback circuit is arranged to limit the magnitude gain of the feedback circuit at all frequencies within the frequency range.

15. Active load pull circuit according to claim 14,
10 wherein the active load pull circuit includes the features of the active load pull circuit of the analyser as claimed in any of claims 2 to 11.

16. A method of measuring the response of an electronic
15 device to a high frequency input signal, the method including the steps of:

providing an electronic device to be analysed;
applying a high frequency signal to the device, and
modifying an output signal from the device and then
20 feeding the modified signal back to the device, thereby forming a feedback loop, and

measuring, at a plurality of frequencies within a frequency range, the response of the device to the signal applied to the device,

25 wherein the magnitude gain of the feedback loop is limited at frequencies within the frequency range.

17. A method according to claim 16, wherein the phase

change effected by the feedback loop is restricted at frequencies within the frequency range.

18. A method according to claim 16 or claim 17, wherein
5 the method includes a step of preselecting the way in which the output signal from the device is modified.

19. A method according to claim 18, wherein the method includes a step of preselecting a magnitude gain applied to
10 the output signal from the device.

20. A method according to claim 18 or claim 19, wherein the method includes a step of preselecting a phase change applied to the output signal from the device.

15

21. A method according to any of claims 16 to 20, wherein the step of modifying the output signal from the device includes filtering out signals having frequencies outside a band of frequencies covering frequencies within the
20 frequency range.

22. A method according to any of claims 16 to 21, wherein the fundamental frequency of the signal applied to the device is over 1 GHz.

25

23. A method according to any of claims 16 to 22, wherein the method is repeated and performed in respect of a multiplicity of different modifications of the output

signal from the device.

24. A method according to any of claims 16 to 23, wherein the method is repeated and performed in respect of a
5 multiplicity of different input signals applied to the device.

25. A method of calibrating an analyser according to any of claims 1 to 15 or calibrating the method of any of
10 claims 16 to 24, wherein the calibration method comprising repeating the following steps for a multiplicity of different loads:

applying a high frequency signal at the input of the feedback loop or feedback circuit, and

15 modifying the applied high frequency signal and feeding the modified signal back to the input to synthesise a load,

measuring, at a plurality of frequencies within a frequency range, the modified signal at the input,

20 calculating the load represented by the feedback loop or feedback circuit in response to the particular modification made to the applied signal, and storing electronically the results of the measurements against the modifications to the signal.

25

26. A method according to any of claims 16 to 24, wherein the method includes performing a calibration according to claim 25, so that predetermined loads may be applied at the

output of the device by selecting an appropriate modification during the step of modifying the signal in accordance with the electronically stored measurements.

5 27. A method according to any of claims 16 to 26, wherein the method is performed with an analyser as claimed in any of claims 1 to 15.

28. A method of improving the design of a high frequency
10 high power device or a circuit including a high frequency high power device, the method including the steps of analysing the behaviour of the device either by using the analyser of any of claims 1 to 15 or by performing the method of any of claims 16 to 24 or 26, and then modifying
15 the design of the device or modifying the circuit including the device in consideration of the results of the analysing of the behaviour of the device.

29. A method of manufacturing a high frequency high power
20 device or a circuit including a high frequency high power device, the method including the steps of improving the design of a similar existing device or of an existing circuit including such a device by performing the method of claim 28 and then manufacturing the device or the circuit
25 including the device in accordance with the improved design.

30. An active load pull circuit substantially as herein

described with reference to Figs. 2a to 9b of the accompanying drawings.

31. A method of measuring the behaviour of an electronic
5 device at high frequencies and high powers, the method
being substantially as herein described with reference to
Figs. 2a to 9b of the accompanying drawings.




Fig. 1




Fig. 2a




Fig. 2b




Fig. 3




Fig. 8




Fig. 4









Fig. 7

Fig. 5Fig. 6

Fig. 9aFig. 9b

PCT/GB2004/003245



**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ ~~BLACK BORDERS~~

☐ ~~IMAGE CUT OFF AT TOP, BOTTOM OR SIDES~~

☐ ~~FADED TEXT OR DRAWING~~

☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING

☐ SKEWED/SLANTED IMAGES

☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS

☐ GRAY SCALE DOCUMENTS

☒ LINES OR MARKS ON ORIGINAL DOCUMENT

☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.